Latch-Up, by @fossifoundation Boston, MA April 19-21 2023. https://xitter.cf/t.co/y5b7QvYJ2u Catch up at Latch-Up!

Boston, MA
Joined February 2019
Include

Only show posts containing:

Exclude

Hide posts containing:

Time range
-
Minimum likes
Latch-Up retweeted
Join us at @LatchUpConf, taking place in Boston! Bluespec's CTO Rishiyur Nikhil will present an overview of our newly developed free and open-source course materials on Bluespec HL-HDLs, RISC-V basics, and pipelined CPUs. Learn more 👉: fossi-foundation.org/latch-u…
5
7
1,349
Hey there! We got some good news for you. Ten more presentations are now announced for Latch-Up in April. Check out fossi-foundation.org/latch-u… for more info. Catch up at Latch-Up!
3
4
817
We are really excited to announce the first speakers for Latch-Up! fossi-foundation.org/latch-u… It's a solid line-up already and more will come. We would love to see you there to present or hang out, so make sure to register for North America's premier open source silicon event!
4
7
988
Registration is now open for Latch-Up fossi-foundation.org/latch-u…
7
8
1,969
Guess who's back! We are excited to invite all of you to a new @FossiFoundation Latch-Up conference, the premier event for open source silicon in the Americas. This time we will be in Boston, MA April 19-21 and we hope to see you all there. fossi-foundation.org/latch-u…
4
7
3,549
"Open Source Brain-Inspired Neuromorphic HW & SW" at @LatchUpConf in Santa Barbara last weekend: youtu.be/uhtTlpfFVXE
4
20
1,092
Final Latch-Up presenter is Chinh Le talking about getting open source silicon to space
3
382
Back after break to listen to Matt Liberty talking about the past, present and future of OpenROAD
8
341
Time for @bitsbytesgates to take us through the Python verification landscape and what he wants to accomplish with PyVSC
5
472
Final day of the conference and we have @jerryzh123 with the CHISEL-based NoC generator Constellation
2
236
Replying to @LatchUpConf
@LatchUpConf just open sourced the beach – at Santa Barbara, CA
1
9
468
Last speaker of the day is Pascal Pieper making the case for virtual prototypes in the RISC-V ecosystem
6
373
The penultimate speaker of the day is Balram Meghavath presenting their work on SVA based checker IP in Verilator
5
245
After some much needed coffee and cookie we are ready for our next speaker @abejgonza presenting ChipYard
5
14
1,328
FOSSi veteran @zeroasic on stage now to tell us about SiliconCompiler for making chip design tools flows more user-friendly
8
362
Excited to have Alex Mykyta taking us through PeakRDL, the open source tooling for SystemRDL
1
8
425
And to conclude the lightning talks we have Ethan Sifferman presenting Using CVA6 in Architecture Education
5
236
Time to welcome Matthew Michilot on stage to talk about an Educational Framework for Functional Verification
3
201
And now we have Dylan Kupsh presenting DSAGEN: Democratizing Domain-Specific Accelerator Generation for FPGA Overlays
4
395